Results for
  • Flat Packages
2results

* Membership registration (login) is required to download drawings.

Results per page
Change Columns
Appearance
Drawing Number
Drawing Shape Chip Assembly Method
Number of Terminals
Recommended
Chip Size X
(Minimum Value)[mm]
Recommended
Chip Size X
(Maximum Value)[mm]
Recommended
Chip Size Y
(Minimum Value)[mm]
Recommended
Chip Size Y
(Maximum Value)[mm]
Recommended
Chip Size Z
(Maximum Value)[mm]
Package
Outer Dimension
SizeX[mm]
Package
Outer Dimension
SizeY[mm]
Package
Thickness[mm]
Material or
Material Code
Recommended Lid
Thumbnail Number1
Recommended
Lid
Thumbnail1
Recommended Lid
Thumbnail Number2
Recommended
Lid
Thumbnail2
I/O
Pitch[mm]
Lead or Pin Tie Bar Lead Bending Surface Finish Die Attach Area
Surface Finish
Sealing Surface
Thermal Conductivity
KD-77321-A Flat Packages Wire Bonding 44 24.49 26.09 25.99 27.59 1.02 35.5 32.51 3.05 A473 1.27 Lead With Tie Bar Without Bent Leads Ni/Au Without Metallization With Seal Ring
KD-H85210-E Flat Packages Wire Bonding 30 18.32 19.92 18.19 19.79 0.51 28.7 23.83 2.37 A473 1.27 Lead With Tie Bar Without Bent Leads Ni/Au Without Metallization With Seal Ring
2results
Results per page
Page 1 of 1

* The appearance is an image. It may differ from the actual content.

* PDF file size is 19-2,500KB.

0Drawing Number Selected